Introduction
The Si and Hf concentrations in HfSiO have been studied extensively in terms of Fermi level pinning, crystallization and device performance/reliability for polysilicon gate CMOS devices [1, 2] . However, there is no clear consensus on the optimal Si or Hf concentration in HfSiO for polysilicon gate CMOSFETs. Lower Si concentration is preferred in order to increase dielectric constant (k) [3] . But, more recent literature evinces a preference for higher Si concentration to reduce the Fermi level pinning effect [4] and to improve the performance and reliability of polysilicon gate CMOSFETs [5] . On the other hand, metal gate MOSFETs are different from poly silicon gate MOSFETs in terms of mobility, Fermi level pinning and process integration. The effects of Si or Hf concentration in HfSiO are not well understood for metal gate CMOSFETS, yet. This paper explores the effects of Si concentration in HfSiO on performance and reliability of CMOSFETs with TiN gate. Fig.1 describes the CMOS process flow used in this experiment. 3~4.5nm HfSiO was deposited on a Si (100) surface cleaned by ozonated DI water. Atomic layer deposition (ALD) was used for HfSiO deposition using precursors Hf[N(CH 3 )C 2 H 5 ] 4 and Si[N(CH 3 )C 2 H 5 ] 4 with O 3 as the oxygen source. HfSiO samples with 20%, 40% and 60% Si content were made, as confirmed by RBS analysis. 700ºC NH 3 post deposition anneal was performed to incorporate N into HfSiO (~7%). 10nm TiN was subsequently deposited using TiCl 4 and NH 3 in ALD chamber, followed by 150nm α-Si capping layer deposition. A conventional gate-first CMOS process flow was used with 1000ºC 5sec RTA after S/D implantation. After the whole process, forming gas anneal (FGA) was performed at 480°C for 30min.
Experiment

Results and Discussions
It is well known that the k value increases as the Si content decreases in Hfsilicates, resulting in smaller EOT at a given physical thickness [1] . This is also observed in a TiN/HfSiO stack, as shown in Fig.2 (a) . No significant difference in leakage current is observed (Fig.2 (b) ), due to identical physical thickness. Fig.3 shows a monotonic EOT increase with Si % in HfSiO. Effective k value, calculated based on EOT and physical thickness, is over 11 for a Si 20% sample. [6] . The profile of B incorporated in HfSiO appears to be dependent on the amount of Si in HfSiO, as shown in the SIMS profile (Fig.6 ). It's clear that B tends to pile up at the interface of HfSiO/Si substrate when less Si is present in HfSiO films. The difference in B profiles with different Si content can be explained by N profile in HfSiO (Fig. 7) . N is known to bond preferentially to Si in HfSiO film that is more available closer to Si substrate [7] . The N bond to Hf near the top surface could be easily decomposed and diffused out [7] . A relatively low and flat N profile in Si 60% results in higher [B] (with more gradual decline) in HfSiO. As more B exists in HfSiO bulk in Si 60% sample, more positive charges are generated, shifting Vt more negative. B diffusion through TiN could be due to its columnar grain structure as shown in cross section TEM (Fig.8) .
Even though less Si % is preferred for its higher k value and smaller PMOS Vt variation, higher Si content in HfSiO improves the DC electron mobility significantly, especially the peak mobility values, as shown in Fig.9 . Higher DC mobility with high Si content is attributed to less transient chargetrappping effect (TCE) during the Id-Vg measurement. The drain current drops during pulsed Id-Vg measurement, an indication of TCE [8] , as shown in Fig.10 . Higher Si content in HfSiO leads to a reduction in the TCE. Clearly, for HfSiO with low Si %, EOT reduction due to the higher k is offset by the mobility degradation due to higher charge trapping. TCE becomes much less as HfSiO thickness scales down to 3nm (Fig. 11) , especially significant for HfSiO with low Si %. Scaled HfSiO with low Si % is, therefore, preferred to reduce EOT and TCE simultaneously for high performance application, once the gate leakage is tolerable. Fig.12 shows positive bias instability (PBI) test on HfSiO with 20% and 60% Si. At low stress bias, higher Vt shift is observed for low Si% due to enhanced TCE through lager HfO2 portion in HfSiO. At high bias, however, high Si% sample shows gradual Vt rising with incomplete relaxtion as stress cycle increases. Fig.13 (a) and (b) show a top TEM view of Si 20% and 60% HfSiO. Due to phase separation, bright crystalline HfO 2 islands are observed within an amorphous SiO 2 matrix. The HfO 2 islands are smaller in the higher Si % samples. Incomplete Vt restoration during the relaxation step in PBI testing (high stress bias on high Si %) may be due to permanent damage to the SiO 2 portion of HfSiO as illustrated in Fig.12 (c) . Less Si % is desirable to reduce permanent damage to the HfSiO.
Conclusion
Si content in Hf-silicates should be optimized depending on the requirement of the device for the specific application. Lower Si % in Hfsilicate results in a higher k value, but degraded mobility due to transient charge-trapping effect (TCE), whereas higher Si % shows less transient charging effect (thus higher DC mobility) despite its relatively low k value. Scaled HfSiO (T physical ≤ 3nm) with low Si % reduces TCE significantly, which is suitable for high performance application due to thinner EOT and less TCE. Less Si % is also desirable to reduce permanent damage during electrical stress. 1.E-12
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